Abstract -In order to provide instantaneous threedimensional radar measurements spanning the entire vertical extent of the ionosphere, the planned EIS-CAT_3D incoherent scatter radar system includes multiple receive-only antenna arrays, situated at 90-280 km from the main transmit/receive site. These will employ band-pass sampling at 80 MHz, with the input signal spectrum contained in the 6th Nyquist zone. This paper presents simulations and methods used to investigate use of a post-ADC fractional-sample-delay (FSD) system necessary to perform true time-delay beam-forming. To test the feasibility and limitations of the system an extensive simulation tool has been developed. The simulation system is implemented in matlab to provide cross-platform compatibility and can be applied to any similar system. Performance degrading aspects such as noise, jitter, bandwidth and resolution can be included in the simulations. The use of FIR-filters in the base-band of a band-pass sampled signal to apply true time-delay beam-forming is shown to be feasible.
Introduction
The next generation of incoherent scatter radars (ISRs) is going to be phased array radars. Antenna arrays provide improved capabilities to the scientific community in form of better resolution, both in space and time, and the capability to observe multiple volumes of the ionosphere simultaneously with instantaneous steering (compared to the existing EISCAT [1] antennas which are limited to 3'/min). The latter will be a significant improvement to the more or less static observations of the current radars, and will allow the dynamic behavior of the ionosphere to be studied.
Atmospheric radars often use incoherent scatter techniques, with extremely weak backscattered signals at the receiving sites, often well below the background noise. Narrow beams necessary to get good spatial resolution require large antenna apertures, up to over 100 meters, which limit the design choice to antenna arrays if any dynamic steering capability is desired.
Because of the large extent of the ionosphere, backscatter from different altitudes can interfere with each other, and the use of coding techniques are implemented to provide means of correlation to distinguish the signal from different altitudes. The length of the chips in the coding limits the lowest possible altitude to study since the radar cannot send and receive simultaneously.
The capabilities of the currently active and planned ISRs are summarized in Robinson [2] . The main benefit of the EISCAT 3D ISR [3] compared to others is the use of direct sampling at each antenna element, providing improved dynamic steerability and increased experimental versatility. The latter is important since the ISR research area is continuously developing new techniques and uses to improve our understanding of the ionosphere.
The EISCAT 3D ISR will be constituted by one send/receive site and multiple receive only sites, just as the existing EISCAT system is today with the aim that every limitation should be reduced by a factor of ten.
The beam-forming will be digital and centralized on a per site basis in FPGAs, i.e. data from every antenna element will be collected centrally before beamforming. Aside from increasing the capabilities to extend the system with additional beam-formers in the future, this design is beneficial for emerging techniques like interferometry [4] since large sets of independent baselines can easily be extracted in the center. This paper presents simulations and methods used to investigate the feasibility of using a post-ADC fractional-sample-delay (FSD) system to meet the beam-forming requirements for the EISCAT_3D system and to find the critical design aspects.
As the design develops, There are two viable options on how to do beamforming. One is phase-delay, where the signal from each antenna element is delayed up to one period, 2cc, to match the phase of all elements before summing the signal. The second method is true time-delay, where the signal from the elements is delayed in time so that the arrival of the signal to each element is matched before summation. The main drawback is that the maximum delay length now is decided by the size of the array rather than the carrier wavelength.
The demands of very short pulse lengths in the EISCAT 3D system and the large antenna aperture make the use of phase-delay beam-forming impractical, since the whole array not will be illuminated simultaneously. Thus the choice was made to use true time-delay beam-forming for EISCAT 3D.
True time-delay beam-forming would cause analog delay lines to be at least as long as the array. The construction of thousands of analog delay lines with electrical lengths of 100 m or more is not feasible in our system. Instead, centralized post-ADC beamforming through delay-sum steering was chosen.
The use of band-pass sampling [5] allows us to reproduce our 30 MHz wide band in the base-band by the use of a sampling frequency of 80 MHz, which gives us a margin of 5 MHz at each end of the band for imperfections in the anti-aliasing filters used to select the band of interest. One large question in this design choice was if digital beam-forming would be possible in this band-pass sampled system, and if so, how effective it is.
To achieve the demanded granularity of the beamsteering, the minimum step size of the delay for each element must be below 15 ps. For a 100-by-100 element array with an inter-element distance of 1.68 m, the total delay can be as high as 550 ns, yielding -45.000 different delays. With an 80 MHz sampling frequency, every multiple of 12.5 ns is easily handled with integer sample delays, e.g. memory buffers, which leave the fractional samples to be handled by the FSD. Applying the delays in the base-band yields that 1/1024th of a sample period meets the criteria set above.
The choice for FSD fell on the application of FIRfilters. They are easy to design, characterize and implement in hardware, and have proven their worth before [6] . Using a FPGA implementation also allows for future use of IIR-filters if desired. FPGAs are available today with 18-bit hardware multipliers, giving a natural limit of 18-bit resolution for the filter coefficients.
While deducing time-demands down to ps-levels, the question of accuracy in the timing of the array arises. Ultimately, all of the Sample&Hold (S&H) circuits in the entire array would open and close at the exact same time. In reality, a distributed reference clock for an array of our size will have delays in the clock distributing lines in the order of hundreds of ns, which makes it necessary to implement delay estimation techniques to achieve sub-nanosecond clock accuracy. There are ways to create accurate clock reference systems [7] , but the necessary accuracy of the timing system needs to be investigated.
To test the system before prototyping and to provide a tool to validate measurements and tests, a simulation system in matlab was developed. The simulation tools will be used to design, test and improve the system before and during prototyping.
Fractional Delay Beamsteering
The use of FIR filters as an FSD in the base-band put critical demands on the filters. The filters are not allowed to introduce any phase-delays between frequencies in our signal band since that would cause parts of the summing to be destructive. Additional difficulties are introduced because of the bandwidth of our signal; 30 MHz with a sample frequency 80 MHz puts us close to the Nyquist limits.
There are three main design criteria to consider when designing a time-delay FIR filter; group delay error, phase delay error and amplitude error.
* The group delay error is very important since creating a group delay is what we are trying to achieve. Thus any error in the group delay reduces the delay accuracy from each antenna element, causing less than optimal beam-forming. The design criteria for the beam-forming granularity sets the minimum fractional delay; 1/1024th of 12.5 ns yields delay granularity of -12.2 ps. From this we set a limit of 10 ps, in maximum total delay error. This error limit has to be met in terms of group delay, phase delay and sampling timejitter.
* The phase delay error is of equal importance since phase errors can cause destructive interference rather than constructive. Commercially available oscillators are capable of errors < 0.2 ps [8] , leaving -9.8 ps to the filter design. Since both group delay error and phase delay error are of equal importance, they share this maximum error criteria.
* The amplitude error is only of relative importance as an error in amplitude will affect both the signal and the noise equally, with exception of thermal noise arising after the anti-aliasing filters. The amplitude error will primarily affect the beam-width, but even a few percent of amplitude error will cause only limited beam-widening. Awaiting more specific simulation results, we assume that an amplitude error < 0.1 0% is sufficient.
The demands on the FIR-filter design are summarized in Table 1 . Figure 1 . However, since no window set met the specifications over the whole band, an optimization based filter generation approach was adopted.
Different lengths of the filters where tested as the number of multipliers needed in the beam-former are directly dependent on the number of taps in the filters. 48 taps were the best trade-off choice; shorter filters introduce too large errors, longer filters demand too many multipliers in realization.
Filter Optimization
The optimization goal was formulated as a multivariable optimization problem of minimizing the largest group delay, phase delay and amplitude error at any frequency in the band. This type of optimization problem is readily solved (without guarantees for global optimality) using fminimax (an SQP solver) in matlab. While we have not performed a study of the theoretical convergence properties of this problem, it works well enough for practical purposes. Figure 2 shows the optimized filter set response which meet the specifications of the EISCAT 3D system. Before implementation the filter coefficients have to be rounded from 64-bit floating point numbers to 18-bit fixed-point resolution in order to allow efficient use of the dedicated multipliers available in FPGAs. In general, the rounded coefficients will not be optimal compared to an integer search starting from the rounded optimal floating-point coefficients. Preliminary tests searching for integer solutions show improvements of 1 
Simulation
Matlab was chosen for the EISCAT 3D System Simulation Software as it for a multi-university project supplies a common programming environment available to all participants.
To have an expandable and reliable simulation tool, each part of the physical system has been designed as a matlab function so that parts can be added, updated and removed without affecting the rest of the system. The data to the array is created as analog data and then fed through each step of the receiver system, i.e. anti-aliasing filters, S&H, ADC and beam-former. White noise is added to simulate background and temperature noise, and timing jitter is added to provide means to evaluate the effect of non-ideal timing.
With simulation of large arrays for relatively long signals, the simulation times can be large, e.g. hours to days. To provide optimization capabilities in the design steps, data from each function is stored on disk so that a change in the beam-former design does not require re-simulation of the steps before it, thus saving simulation time. The main drawback of this system is the large disk usage. With the cheap disk space available today, the space vs. time trade-off is easily made. 
Pointing & Amplitude
One of the main design criteria is the pointing accuracy of the beam. This aspect is mainly affected by the ability to correctly delay the signal from each antenna element, i.e. the time jitter of the system. The jitter simulations are time consuming, especially when statistical accuracy is desired. In our case, each jitter simulation consists of 1000 runs with Gaussian distributed time jitter. As can be seen in Figure 3 , the pointing accuracy easily meets the i 0.06°criteria. Instead, the beam-forming loss criteria of < 0.1 dB sets the maximum allowable time jitter, see Figure 4 
Beam Shape
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Signal Recovery
Running a complete simulation of the system with an input signal level 32 dB below the noise floor, the signal can still be reconstructed. Figure 5 and Figure 6 shows the results, and the setup is listed in Table 2 .
In addition to the gain achieved by beam-forming over the array, processing gain can be used to further amplify the signal, i.e. through iteration over time. The individual antenna element gain in the Yagi configuration has not been included in the current simulations. This will also increase the SNR since the Yagi antennas provide additional gain and frequency selectivity. Except for the exclusion of noise in the simulation, the setup is the same as in Table 2 . As seen, the RMS value of the beam-formed signal is very close to the ideal, suggesting that the beam-former works within specifications. More work will be needed to either mathematically or through extensive simulations show that the concept is viable for all frequencies and pointing directions specified for EISCAT_3D. As filter lengths directly relate to the number of needed multipliers in the beam-former, optimization as to the length of the filters is highly desirable. A study is now under way to deduce the theoretical limitations of the system and to optimize the system design, e.g. filter lengths, filter coefficient resolution etc.
Conclusions
This paper has described the evaluation of post-ADC beam-forming through true time-delay summation for large area radar receiver arrays.
The use of FIR-filter based digital beam-forming in a band-pass sampled system is found to be feasible for pulses down to 200 ns in length. Optimized FIRfilters with lengths of 48 taps at 18-bit coefficient resolution perform excellent over the signal-band. Reconstruction of incoming pulses 32 dB below the total noise floor is shown using a 45-by-45 array that spans over 74 x 74 m.
The sampling time jitter allowed in the array is found to be cy < 100 ps, even though the minimum delay necessary for beam-forming is 12.2 ps, if the jitter is Gaussian.
A matlab simulation system has provided useful insight on how the EISCAT 3D system will behave and has thus clarified issues that have large impact on early design choices for the system. It will be continuously used and developed throughout the design and operation of EISCAT_3D.
